Pascal and Francis Bibliographic Databases

Help

Search results

Your search

kw.\*:("Circuito LSI")

Document Type [dt]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Publication Year[py]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Discipline (document) [di]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Language

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Author Country

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Results 1 to 25 of 676

  • Page / 28
Export

Selection :

  • and

43-ps 5.2-GHz macrocell array LSI'sSUZUKI, M; HIRATA, M; KONAKA, S et al.IEEE journal of solid-state circuits. 1988, Vol 23, Num 5, pp 1182-1188, issn 0018-9200Article

Memory LSI soft errors and countermeasures in computersSAKAMOTO, F; NAKAMURA, T; MASUMOTO, K et al.NEC research & development. 1989, Num 92, pp 142-150, issn 0547-051X, 9 p.Article

Novel content addressable memoryGHOSH, D; DALY, J. C; FRIED, J et al.Electronics Letters. 1989, Vol 25, Num 8, pp 524-526, issn 0013-5194, 3 p.Article

System design of a special-purpose computer for LSI design rule checkingTAMARU, K; ONODERA, H.Systems and computers in Japan. 1987, Vol 18, Num 7, pp 43-54, issn 0882-1666Article

A 160Gb/s interface design configuration for multichip LSIEZAKI, Takayuki; KONDO, Kazuhiro; OZAKI, Hiroshi et al.IEEE International Solid-State Circuits Conference. 2004, pp 140-141, isbn 0-7803-8267-6, 2Vol, 2 p.Conference Paper

EBDW technology for EB shuttle at 65nm node and beyondMARUYAMA, T; TAKAKUWA, M; TAKITA, H et al.Proceedings of SPIE, the International Society for Optical Engineering. 2008, pp 69210H.1-69210H.10, issn 0277-786X, isbn 978-0-8194-7106-2Conference Paper

Characterization algorithm of failure distribution for LSI yield improvementSUGIMOTO, M; TANAKA, M.IEEE international symposium on semiconductor manufacturing conference. 1999, pp 119-122, isbn 0-7803-5403-6Conference Paper

A 40GHz clock 160Gb/s 4x4 switch circuit using single flux quantum technology for high-speed packet switching systemsYOROZU, S; HASHIMOLO, Y; KAMEDA, Y et al.Workshop on high performance switching and routing. 2004, pp 20-23, isbn 0-7803-8375-3, 1Vol, 4 p.Conference Paper

Measurement results of on-chip IR-dropKOBAYASHI, Kazutoshi; YAMAGUCHI, Junji; ONODERA, Hidetoshi et al.Custom integrated circuits conference. 2002, pp 521-524, isbn 0-7803-7250-6, 4 p.Conference Paper

The possible construction of macromodels for RC-circuitsSAPOZHENKO, A. A.Computational mathematics and mathematical physics. 1995, Vol 35, Num 12, pp 1517-1526, issn 0965-5425Article

Electron-beam cell-projection lithography systemSAKITANI, Y; YODA, H; MURAI, F et al.Journal of vacuum science & technology. B. Microelectronics and nanometer structures. Processing, measurement and phenomena. 1992, Vol 10, Num 6, pp 2759-2763, issn 1071-1023Conference Paper

LPCVD titanium nitride for ULSIsYOKOYAMA, N; HINODE, K; HOMMA, Y et al.Journal of the Electrochemical Society. 1991, Vol 138, Num 1, pp 190-195, issn 0013-4651Article

Effect of heavy multicharged nucleus on materials and elements of space equipmentAKISHIN, A. I; NOVIKOV, L. S; TOKAREV, G. A et al.Fizika i himiâ obrabotki materialov. 1990, Num 1, pp 5-9, issn 0015-3214Article

A pratical assessment of current plastic encapsulated microelectronic devicesHUGHES, J.Quality and reliability engineering international. 1989, Vol 5, Num 2, pp 125-129, issn 0748-8017, 5 p.Article

Micropack packaging technologyHACKE, H. J; STECKHAN, H.-H.Siemens Forschungs- und Entwicklungsberichte. 1988, Vol 17, Num 5, pp 227-229, issn 0370-9736Article

Special requirements and LSIs for telephone setsNISHINO, Y.IEEE transactions on consumer electronics. 1987, Vol 33, Num 3, pp 413-422, issn 0098-3063Article

A model for stress-induced metal notching and voiding in very large-scale-integrated Al-Si (1%) metallizationMCPHERSON, J. W; DUNN, C. F.Journal of vacuum science and technology. B. Microelectronics processing and phenomena. 1987, Vol 5, Num 5, pp 1321-1325, issn 0734-211XArticle

Simulation―Bestandteil des rechnergestützten Schaltkreisentwurfs = La simulation, partie de la conception assistée des circuits = Simulation, a part of computer-aided circuit designFÜGERT, E.Wissenschaftliche Zeitschrift der Technischen Hochschule Karl-Marx-Stadt. 1986, Vol 28, Num 4, pp 501-509, issn 0372-7610Article

CMOS gate array with auto-diagnostic functionMICHISHITA, S; GAPPA, T.Hitachi review. 1986, Vol 35, Num 5, pp 251-254, issn 0018-277XArticle

Fatal defect detection from visual abnormalities of logic LSI using IDDQSANADA, M; FUJIOKA, H.SPIE proceedings series. 1999, pp 236-247, isbn 0-8194-3481-7Conference Paper

Hybrid Cu and Al interconnects for high-performance system LSIKAWASHIMA, H; IGARASHI, M; HARADA, A et al.SPIE proceedings series. 1999, pp 104-111, isbn 0-8194-3478-7Conference Paper

High-speed regenerator section terminating LSISYAMABAYASHI, Y; SATO, Y; MATSUOKA, S et al.Electronics Letters. 1993, Vol 29, Num 23, pp 2057-2058, issn 0013-5194Article

Efficient simulation of MOS circuitsERWE, R; TANABE, N.IEEE transactions on computer-aided design of integrated circuits and systems. 1991, Vol 10, Num 4, pp 541-544, issn 0278-0070Article

Soot bonding process and its application to Si dielectric isolationSAWADA, R; WATANABE, J; NAKADA, H et al.Journal of the Electrochemical Society. 1991, Vol 138, Num 1, pp 184-189, issn 0013-4651Article

Comments on In-place updating of path metrics in Viterbi decodersMCGEE, K. J.IEEE journal of solid-state circuits. 1990, Vol 25, Num 4, pp 1039-1040, issn 0018-9200, 2 p.Article

  • Page / 28